



Briefing to the ESSAAC Technology Subcommittee (TSC)

on

Radar/Radiometer Processing Technology Roadmap

**Paul A Rosen
Jet Propulsion Laboratory
California Institute of Technology
April 14, 2004**

1



Background

- Instrument data processing technology is currently primarily ground-based
 - Data processing needs far outstrip on-board capabilities
 - Instruments are designed with output data streams that fit within affordable downlink and on-board storage capabilities
 - Some basic processing in FPGAs and ASICs has been flown for NASA instruments
 - Commercial satellites often use expensive special purpose ASICs for processing (multiplexing, filtering, beam-forming)
- Future science instruments will produce prodigious amounts of data
 - Distributed array antennas with many sampled phase centers
 - Desire for synoptic coverage of very wide areas at high resolution
 - Desire for autonomous decision making based on observations

2



Enabling vs. Enhancing

- On-board processing is *enabling* if
 - The data collected could not affordably be downlinked and processed (e.g. multi-aperture beam synthesis)
 - The instrument configuration depends on real-time calculations (e.g. active wavefront control, RFI rejection)
- On-board processing is *enhancing* if
 - Data could be processed either on-board or on the ground, with benefits to processing on board (e.g. cost reduction)
- Scientists and instrument designers rarely consider enabling processors as part of their vision
 - Processing technology is not often instrument specific
 - Designers do not control processing technology developments
 - Downlinks and storage capabilities continuously improve

ESTO

3




OBP Application Roadmap

NASA Earth Science Enterprise, Technology Planning Workshop (Jan 01)

Workshop Title

Information Technology (on-board processing/ sensor control)




Global Precipitation

Key Conclusions Next Steps

- Crucial to near term missions with reconfigurable observations
- Fundamental to the Visions Sensorweb concept
- Develop investment priorities
- Solicit proposals

01-25-01-ESTOKayTechOverview





Mapping Measurement Scenarios to Processing Technology

- Processing Group (Dan Evans, Paul Rosen) followed same flow-down of requirements as radar/radiometer hardware elements
 - Science focus area requirements
 - Measurement scenarios meeting science requirements
 - Role of on-board processing in accomplishing these measurements
 - Processing capabilities challenges defined
- General Observations
 - SAR instruments generally require large on-board storage capacity, particularly interferometric applications
 - Multi-aperture systems require high throughput processors and data links
 - Passive systems need high bandwidth low precision digital hardware
 - Active systems need medium bandwidth high precision digital hardware
 - As system migrate to higher orbits, radiation hardening and fault tolerance become important considerations



5



Processing technology development needs for NASA ESE science focus areas

- Large rad-hard on-board storage capability
 - Measurements in virtually all focus areas
- Real-time on-board processing
 - Polarimetric and Interferometric measurements in solid Earth and Carbon Cycle focus areas
 - Real-time tracking of hurricanes and other weather
- Radiation Hard Processors
 - Measurements acquired from orbital altitudes exceeding 2000 km from all focus areas
- Processing Algorithms
 - Real-time algorithms for topography incorporating state information
 - High-earth orbit curvature effects in SAR processing
 - Mapping of standard algorithms to real-time environment
 - RFI Mitigation
- High Performance A/D and digital receivers
 - Digital-beamforming processors
 - High-performance, low-power A/D converters for radars
 - Modular digital receivers
 - High-rate low-precision A/D converters for radiometers



6



Example OBP Technology Need


Description of Technology and Issues

- **Real-Time Heterogeneous Fault-Tolerant High-Performance Architecture for SAR & STAP Processing**
 - FPGA front-end: fixed-point regular operations
 - Microprocessor back-end: adaptive floating-point alg.
 - Fault-Tolerant architecture: multi-level dynamic TMR
- **Current state of the art**
 - Non real-time ground processing
- **Technical Challenges:**
 - Space qualified implementation
 - Architecture optimization
 - High throughput, scalability and flexibility
- **Enabling Innovation:**
 - Fast large-memory massive-parallel FPGA technology
 - Rad-tolerant commercial-fab low-power uprocessors
 - Integrated tools and system-on-chip (SoC) technology

Personnel, Skills, and Commitments

- **JPL: SAR/DBF/FT FPGA Design**
 - Charles Le, algorithm specification and development
 - Biren Shah, SAR design and implementation
 - Mark Fischman, DBF design and implementation
 - Winston Fang, FT design and implementation
- **AFRL: STAP programmable design**
 - Microprocessor design, real-time programming
 - System integration
- **Synergies:**
 - Boeing's AESOP (Architecture Enhanced SBR OBP)
 - JPL's MCD (Maximum Convolutional Decoder, DSN)

System Concepts and Applications



Applications

- **NASA:** Sensor Web, GESS, UAVs, CLPM, other space exploration missions
- **AF:** MIT, SAR, DTED FEP, UAV's, Inceptors, other satellites

Deliverables


- **SAR:** synthesizable (RTL) model, bit file of range compression module on Xilinx's Virtex-II FPGA chip.
- **DBF:** post place-and-route bit file for Xilinx's Virtex-II.
- **FT:** schematic and simulation of the FT system arch.
- **Documents:** design & implementation, testing results.

Current TRL Status	Start TRL	End TRL
Components (FPGA, WSSP)	3	4
Subsystems (FT, comm. network)	2	3
System (interface, integration)	2	3

7



Example Beamforming approach in Space-based Radar



ESTO

8



Example Metrology/Calibration Technology Need

Description of Technology and Issues

Calibration and Metrology System for large deployable array

- Supports active array operations
- Calibrates array to 4 mm element-to-element path delay

Current state of the art

- SRTM two-point position/attitude measurement system

Enabling Innovation:

- calibration circuitry in T/R, calibration towers, multi-target metrology, calibration processor

Technical Challenges:

- real-time calibration control

Personnel, Skills and Commitments

Dalia McWatters, Radar Systems, 0.4

Adam Freedman, Radar Metrology, 0.5

Vaughn Cable, Electromagnetics for RF cal, 0.3


Thierry Michel, Antenna Simulations, 0.1

Other Assumptions

Components are developed by other tasks to be flight qualified

System Concept

Widely applicable to large antenna systems



Applications

- NASA: L-band SAR/InSAR/ATI
- AF: L-band AMTI/SAR/FOPEN
- DARPA: ISAT

Current TRL Status	Start TRL	End TRL
Components	N/A	N/A
Subsystems this year	2	3
System this year	2	3

ESTO

9



2-D STAR Processor Technology Needs


Description of Technology and Issues

Sparse aperture radiometer array

Technical Challenges:

- 1-bit A/D Converters for cross-correlator inputs
- 2-bit A/D converters for self-correlation (power)
- 1-bit high speed cross-correlation processors
- High-speed data links for transfer of data to correlation processor

System Concept



Personnel, Skills and Commitments

Processing technology development modestly funded at the component level at GSFC and various universities

Applications

- Soil moisture
- Sea salinity
- Winds
- Snow-water equivalent

- Presently low TRL (2-3)

ESTO

10



Processing Challenge Histogram (Measurement Scenarios Supported)

• Large Data Storage.....	21
• Processing Algorithms.....	8
• High Performance RHP.....	21
• High Performance A/D Digital Receivers.....	21
• Real-time On-board Processing.....	34
• 1-bit A/D for Radiometry.....	9
• 2-bit A/D for Radiometry.....	9
• High-bandwidth Data Links (Interior to Instrument).....	13
• Digital RFI Mitigation.....	1
• On-board High-rate Digital Signal Distribution.....	4
• High-speed, High-resolution, Digital Spectrometers for Sounding.....	3
• Combined Passive/Active Processing, Distribution.....	1
• Massively Parallel 1-Bit Cross-correlators for Radiometry..	9

ESTO

11



Processing Challenges Overview

Where we are now

Limited on-board storage requiring data transmission when storage limits exceeded
Processing algorithms a variety of applications do not currently exist
Transmission to the ground and subsequent ground processing when necessary
Conventional radar receivers and A/D converters
Intensive radar processing performed on ground
Initial work on 1 or 2 bit A/Ds for STAR
Limited bandwidth data links interior to instrument
No existing digital RFI
No existing on board high rate digital distribution
Sounder processing performed on ground
1-bit cross-correlators for STAR under development



Where we plan to be

>one terabit radiation hardened on board storage with 100 MHz clock rate and < 100 W access power
Position and Velocity, Topography, Polarimetric SAR, MEO SAR, and Rain Profile Algorithms
A High Performance Radiation Hardened Processor for harsh radiation environment
Multi-channel digital receiver/beamformer
Real-time on-board SAR and InSAR processing
200 MHz, 10mW ASIC Chip
High-bandwidth data links sufficient for STAR
Data cleansed by means of digital processing
High-rate data bus in deployed STAR instrument
~30 Gbps channel capacity; ~20 W per channel
Digital autocorrelator or polyphase spectrometer 4-8 GHz bandwidth, a few Watts/spectrometer), & radiation hardening
10k threshold 90k objective 1-bit cross-correlations per ASIC; 0.25 mW threshold, 0.1 mW target 220 MHz clock

2004

~ 2014 or earlier

12





Integrated Radar/Radiometry Processing Challenge Roadmap (2004-2015)

